Abstract: Carbon nanotube field-effect transistors (CNFETs) utilize an array of carbon nanotubes as the channel material instead of bulk silicon in the traditional MOSFET structure, which holds great promise for the future of integrated circuits. In this paper, a full adder cell based on a parallel design using CNFETs is presented. The main objective of designing this full adder cell is to reduce critical path delay in CNFET-based adder circuits. The proposed design positively affects speed and power consumption by shortening the data path. In order to evaluate the proposed design, several simulations were performed with different load capacitors, frequencies, and temperatures using HSPICE in 32-nm CMOS and 32-nm CNFET technologies. The proposed full adder cells were compared with five other full adder cells using 4-bit ripple carry adder (RCA) and 8-bit RCA circuits with power consumption, speed, and power delay product parameters. The obtained results indicate that the proposed design is faster than other designs due to a shortened data path. The results of the simulations confirm the higher efficiency of the proposed full adder cell with respect to other designs.
Introduction
In digital computers, arithmetic circuits are responsible for the main activities in data processing. These circuits provide the results required for solving arithmetic problems by receiving and processing the data. Other arithmetic operations can be adjusted using the four main arithmetic operations, and scientific problems may be solved by using numerical calculation methods. In reduced instruction set computers, arithmetic instructions are reduced and, as a result, integrate fewer arithmetic circuits. The other instructions are calculated by the existing circuits using numerical calculation methods. Meanwhile, addition is one of the main arithmetic circuits and other arithmetic circuits can use the addition operation. In many systems, the adders determine the overall efficiency of the system. All these cases can be important reasons for designing and improving adder circuits [1, 2] .
The structure of the full adder cell directly affects the efficiency of adder circuits. A full adder cell is a circuit with three inputs and two outputs. The outputs are equal to the addition of the inputs. The RCA circuit is formed by adding two n-bit numbers, such as A and B, and consists of n full adder cells. A i and B i are the i th bits of the two numbers A and B. They carry input (C in ) that derives from the previous full adder and enter it as the input of the ith full adder cell. Sum output and carry output (C out ) is the addition result * Correspondence: ghavami@uk.ac.ir of these three inputs. The equations related to the outputs of a full adder cell can be defined as in Eqs. (1) and (2) [3] .
(1)
RCAs have less hardware overhead than parallel adders, but the main defect of RCAs is their high delay because the data path is too lengthy. Hence, finding solutions to shorten the data path delay in these adders is deemed of value. Achieving this goal is the main reason for presenting a new full adder cell based on a parallel structure in this paper. In an n -bit RCA, data path delay is equal to the delay of the full adders contained in n full adder cells. However, when using the proposed full adder cells in an n -bit RCA circuit, the delay in its data path is equal to the sum of the delay of one adder cell and (n -1) 2-to-1 multiplexers. In the proposed design, multiplexers are used so that the delay is equal to one transistor. Consequently, the RCA delay will be equal to the sum of the delays of one full adder cell and (n -1) transistors. The simulation results of the implemented adder using the proposed full adder cell confirm this point.
The rest of this paper is organized as follows: CNFET technology is reviewed in Section 2 and previous works in Section 3. In Section 4, the proposed full adder cell will be presented. Simulation results and a comparison of the proposed design with other designs are provided in Section 5. Finally, a conclusion is given in Section 6.
CNFET review
CNFETs show considerable advantages compared to MOSFET transistors. P-type and N-type CNFETs have equal mobility. Hence, the sizing of transistors in complex circuits based on CNFET technology will be simpler than MOSFET technology. The CNFET is one of the promising successors to MOSFETs due to its unique electrical characteristics, such as ballistic transport and low OFF-current, which enable high-speed and lowpower circuit designs [4] . Figure 1a is a schematic diagram of a CNFET. In CNFETs, carbon nanotubes are applied as transistor channels. Two types of CNFETs that are widely used are Schottky barrier (SB-CNFET) and MOSFET-like CNFET transistors. In SB-CNFETs, a carbon nanotube is connected directly to the source and drain, and a SB-CNFET is created in their connections. Drawbacks to SB-CNFETs include bipolar features that limit the usage of these transistors in traditional CMOS-like types. This connection restricts transconductance in the ON status; therefore, it reduces Ion/Ioff by a relative amount [5] . A schematic diagram of a SB-CNFET is illustrated in Figure 1b . Figure 1c shows another schematic diagram of CNFETs that behave more like MOSFET transistors. These types of transistors are known as MOSFET-like CNFETs. Unlike SB-CNFETs, these transistors are unipolar and they are more scalable than SB-CNFETs. They also decrease the OFF leakage current and have higher ON current in the source-to-channel junction because of their lack of a Schottky barrier [6] .
The threshold voltage of the CNFETs is computed through Eqs. (3) and (4) . The threshold voltage of these transistors indicates a reverse relationship with the diameter of carbon nanotubes (D CN T ). In Eqs. (3) and (4), n 1 and n 2 are the chirality of CNT, E g depicts the band gap, e is the unit electron charge, a equals the carbon-to-carbon atom distance (0.249 nm), and V π equals 3.033 eV and is the carbon π − π bond energy in the tight bonding model.
The width of the transistor is a factor that is very important in its efficiency. Eq. (5) reveals the width of a CNFET. N is the number of carbon nanotubes. The parameter pitch indicates the distance between the centers of the two carbon nanotubes. Meanwhile, W min represents the minimum width of the gate in 32-nm technology, and this happens when the transistor includes one carbon nanotube [7] .
Previous works
Several methods have been introduced for designing a full adder cell. Some of them are faster and others have lower power consumption. Hence, the power delay product (PDP) parameter is used and compares them so that there is a tradeoff between the delay and power consumption parameters of the circuit. In this section, some new full adders are selected in CNFET and CMOS technologies.
The first full adder cell to be studied here is the minority function and bridge-style full adder (MBFA) presented in [8] . Its circuits are shown in Figure 2 . This design is implemented based on the combination of minority function and bridge design. It includes 3 capacitors and 16 transistors. The critical path of the circuit contains 4 transistors and one capacitor, which leads to an increase in circuit delay. The complement of C out is created by a capacitor network and a CMOS inverter gate. The sum output is then created using the complement of C out output and a bridge design.
A CNFETFA-1 full adder cell was presented in [9] . Its circuit is shown in Figure 3 . This design uses a capacitor network to create a minority function. This circuit consists of 12 transistors and 3 capacitors. Its critical path includes 3 transistors and one capacitor. Applying pass transistor logic causes the complement sum output signal to lack full swing and increases the static power consumption. [8] . Figure 3 . CNFETFA-1 cell presented in [9] .
The next circuit is a CNPTL full adder, presented in [10] . The circuit of this full adder cell is shown in Figure 4 . This circuit is made up of 20 transistors. There is a symmetric structure in this design and it does not use complement input signals. Since this circuit uses only 2 transistors in its critical path, it is quite speedy. However, since there is no direct path between the power supply and the earth in the sum production circuit, it has relatively low power consumption. The problem with this circuit is that using pass transistor logic causes the output voltage to lack full swing. In other words, the driving capability is low. Therefore, this circuit will have a very high delay when it is used in large adders.
The other design is CNFETFA-2, which was presented in [11] . The circuit of this full adder cell is shown in Figure 5 . This design is composed of 3 modules. The first module implements XOR/XNOR functions. They are created using two symmetric output modules, C out and Sum. This design includes 28 transistors. Its critical path contains 4 transistors. Hence, it is very slow. In addition, since it uses pass transistor logic, the method has low driving capability. One of its advantages is that it has low power consumption.
The last full adder cell that is discussed here is CLRCLFA, presented in [12] . The circuit of this full adder cell is shown in Figure 6 . This design is based on CMOS technology and incorporates 12 transistors. The outputs lack full swing since pass transistor logic is used and can cause low driving capability and long propagation delay. Table 1 shows the important properties of these full adder cells. 
The proposed full adder cell
The proposed technique for reducing critical path delay in adder circuits is using a parallel structure in designing full adder cells. The structure of this parallel design is based on a block diagram, as shown in Figure 7 . In this structure, the addition of two input bits of A and B, with 0 and 1, is calculated in parallel. The C in input bit determines which addition result should be carried to the multiplexer gates. If C in is 0, then the operation will be A + B + 0; otherwise, A + B + 1 will be taken to the output. It seems the proposed design is similar to carry-skip adders. However, the proposed design is imposed on the full adder cell.
As shown in Figure 8 , RCA circuits are implemented based on the proposed structure for full adder cells. After obtaining the C in bit in each full adder except the first full adder, only one of A i + B i + 0 or A i + B i + 1 needs to be calculated before transfer to the multiplexer output. Therefore, without any dependence on the delay of a full adder cell, the delay from the presence of each full adder cell on the critical path of the adder circuit will be equal to the delay of a 2-to-1 multiplexer. Hence, in the n-bit RCA circuit based on the proposed structure, the delay of the critical path will be equal to the sum of the delay of one full adder cell and (n -1) 2-to-1 multiplexers. Figure 6 . CLRCLFA full adder cell presented in [12] . In order to design a full adder cell based on the parallel structure in Figure 7 , some equations should be extracted for the C out and sum outputs so that their input (C in ) is a determining one. This means that by regarding the value of the C in bit (0 or 1), we should be able to determine what relationship exists between the A and B inputs to supply the proper logic for the C out and sum outputs. Table 2 is used to obtain these equations. Based on this table, if C in = 0, then the sum output will be equal to (A × B) × (A + B), and if C in = 1, then the sum output will be equal to (A × B) × (A + B) . Therefore, C in determines the sum output.
Likewise, for the output C out , if C in = 0, then C out will be equal to (A × B), and if C in = 1, then C out will be equal to (A + B). Thus, C in can determine the value of C out . According to the explanations here, Eqs. (6) and (7) for C out and sum are as follows: 
The circuit of the proposed full adder cell at gate level, based on Eqs. (6) and (7), is shown in Figure 9 and its circuit at the transistor level is shown in Figure 10 . In this design, the OR and AND circuits are designed based on transmission gates and NOT gates are designed based on CMOS logic. Using CMOS logic and transmission gates has the advantage of full swing outputs. If the outputs have full swing, they will have a higher driving capability that leads to a higher speed of data movement along the critical path in the adder circuit. 
Simulation results
A comprehensive simulation was carried out through the Synopsys HSPICE simulator software under different environmental conditions in order to study and compare the design parameters of the different circuits. The CMOS-based circuits were simulated with 32-nm CMOS technology and CNFET-based circuits were simulated with the 32-nm library model used in [13] and [14] based on CNFET technology. In Table 3 , important parameters of this model are described. The thickness of high-k top gate dielectric material 4 nm C sub
The coupling capacitance between the channel region and the substrate 40 pF/m Ef i
The Fermi level of the doped S/D tube 6 eV PDP is the main parameter for comparing the efficiency of different designs. The reason behind such an alternative is that this standard sets a compromise between power consumption and delay. The time that it takes the input to reach 50% of power supply voltage is considered as the delay parameter until the output reaches the same voltage. Rising and falling propagation delays are separately calculated for C out and sum outputs, and the maximum value is regarded as the delay parameter. All possible states of the input passes to the circuit are implemented in order to calculate circuit delay. The delay of all outputs is considered for each pass and, finally, the maximum delay is reported as circuit delay. Power consumption is the average power that is computed during all the transistors. PDP is obtained according to Eq. (8), which is the multiplication of the maximum delay and the average power consumption. Figure 11 shows the required test pattern and output waveforms for the proposed full adder cell with a power supply of 0.65 V, frequency of 250 MHz, room temperature, and load capacitance of 2.1 fF. It indicates that the outputs are true and have full swing. Simulation results are illustrated in Table 4 . The simulation results for different power supplies (0.5 V, 0.65 V, and 0.8 V) were obtained with a capacitance of 2.1 fF and room temperature conditions. The obtained results suggest that the proposed design leads to an improvement over the others by shortening the data path. For example, if a 0.65 V power supply is used, the proposed design will be 74%, 72%, 69%, 61%, and 49% faster than CLRCLFA, CNPTLFA, CNFETFA-2, CNFETFA-1, and MBFA, respectively. The PDP of the proposed design is 71%, 64%, 39%, 26%, and 6% lower than CNFETFA-1, CLRCLFA, CNPTLFA, CNFETFA-2, and MBFA, respectively. The ability of the truth operation to function at different frequencies is a recent requirement of digital systems. Thus, the proposed and other designs were simulated at different frequencies. The results of these simulations are depicted in Figure 12 . These results were obtained with 0.65-V power supply, room temperature, 2.1-fF load capacitor, and the specified range of frequencies. According to this diagram, it is evident that PDP is lower in the proposed full adder compared to the other designs.
The driving capability is the speed with which a circuit can charge or discharge circuit output. This circuit becomes more significant when it is exposed to high output capacity. In this state, it should have enough power to drive other circuits. Thereby, different circuits are evaluated in the presence of different load capacitors. The results of these simulations are shown in Figure 13 . These results were obtained with a 0.65-V power supply at 250-MHz frequency, room temperature, and the specified range of load capacitors. As shown in Figure 13 , the proposed design is of acceptable efficiency in different output charges compared to the other designs.
Since temperature noise negatively affects the efficiency of the designed circuits, it is one of the main concerns for circuit designers. Different circuits were simulated at different temperatures. The results of these simulations are shown in Figure 14 . These results were obtained at 0.65-V power supply, 250-MHZ frequency, Figure 12 . PDP of full adders with respect to different frequencies.
2.1-fF load capacitor, and the specified range of temperatures. According to the results, it is evident that the performance of the proposed circuit is acceptable at different temperatures.
The PDP of the proposed design is lower than that of the other designs in different simulations due to full swing outputs, lack of capacitors, and the use of transistors with normal threshold voltages. Different circuits should be able to perform in larger circuits with a higher efficiency. Also, it is preferable to compare full adder cells that are in fact adders with each other. Therefore, 4-bit RCA and 8-bit RCA circuits were simulated based on the proposed full adder cells and other full adder cells. The results of these simulations are depicted in Tables 5 and 6 . According to the results, the proposed design leads to a considerable improvement over other designs because of the shortening of the data path. 
Conclusion
A full adder cell based on CNFET technology is proposed. This cell can work in a wide range of frequencies, load capacitors, and temperatures. The main advantage of the proposed full adder is the significant reduction of data path delay in large adder circuits.
For example, the 8-bit RCA based on the proposed design is 95%, 87%, 85%, 83%, and 78% faster than 8-bit RCAs based on CNPTLFA, CNFETFA-1, CLRCLFA, MBFA, and CNFETFA-2, respectively, and the PDP of the 8-bit RCA based on the proposed design is 93%, 92%, 91%, 81%, and 55% lower than that of the CNPTLFA, CNFETFA-1, CLRCLFA, MBFA, and CNFETFA-2, respectively. Accordingly, the proposed design can be utilized in several applications, especially in arithmetic circuits for high-speed circuits.
